Cite the Following Article
The role of the Ge mole fraction in improving the performance of a nanoscale junctionless tunneling FET: concept and scaling capability
Hichem Ferhati, Fayçal Djeffal and Toufik Bentrcia
Beilstein J. Nanotechnol. 2018, 9, 1856–1862.
https://doi.org/10.3762/bjnano.9.177
How to Cite
Ferhati, H.; Djeffal, F.; Bentrcia, T. Beilstein J. Nanotechnol. 2018, 9, 1856–1862. doi:10.3762/bjnano.9.177
Download Citation
Citation data can be downloaded as file using the "Download" button or used for copy/paste from the text window
below.
Citation data in RIS format can be imported by all major citation management software, including EndNote,
ProCite, RefWorks, and Zotero.
Presentation Graphic
| Picture with graphical abstract, title and authors for social media postings and presentations. | ||
| Format: PNG | Size: 317.0 KB | Download |
Citations to This Article
Up to 20 of the most recent references are displayed here.
Scholarly Works
- Nivedha, E.; Agarwal, R. Dopingless organic tunnel field-effect transistor: DC and RF performance analysis. Micro and Nanostructures 2025, 206, 208254. doi:10.1016/j.micrna.2025.208254
- Bhardwaj, A.; Das, A.; Yadav, R.; Kumar, P. Reliability analysis of dopingless vertical nanowire TFET with interface trap charges for ring-oscillator circuit implementation. Microelectronics Reliability 2025, 172, 115840. doi:10.1016/j.microrel.2025.115840
- Dibi, K.; Ferhati, H.; Dibi, Z.; Djeffal, F. A Novel Highly-Sensitive pH Sensor Based on Tunneling FET Platform with SiSn-Si-Si Hetero-Channel. Sensing and Imaging 2025, 26. doi:10.1007/s11220-025-00563-z
- Swargiary, N.; Chawla, T.; Vaithiyanathan, D.; Kaur, B. Study the Impact of Work-Function Variation on Vertical Junctionless TFET Device. In 2025 7th International Conference on Signal Processing, Computing and Control (ISPCC), IEEE, 2025; pp 185–188. doi:10.1109/ispcc66872.2025.11039567
- Kumar, A.; Gupta, T. K.; Pandey, A. K.; Gupta, A. Thermal analysis of analog and noise parameters of dual material recessed source-drain junctionless gate all around MOSFETs. International Journal of Electronics 2025, 1–21. doi:10.1080/00207217.2025.2463032
- Irfan Ahmad Pindoo; Sanjeet K. Sinha. Effect of Spacer Dielectrics on Device Performance of a SiGe Based Heterojunction TFETs. Russian Microelectronics 2024, 53, S75–S81. doi:10.1134/s1063739724600390
- Ouchen, R.; Berghout, T.; Djeffal, F.; Ferhati, H. Machine Learning‐Guided Design of 10 nm Junctionless Gate‐All‐Around Metal Oxide Semiconductor Field Effect Transistors for Nanoscaled Digital Circuits. physica status solidi (a) 2024, 222. doi:10.1002/pssa.202400670
- Kumar, K.; Reddy, C. H.; Gupta, M.; Kumar, V.; Kumar, A.; Jain, A. Optimizing Spacer Width in N-Type Lateral Hetero-Structure Junctionless TFETs. In 2024 International Conference on Electrical Electronics and Computing Technologies (ICEECT), IEEE, 2024; pp 1–5. doi:10.1109/iceect61758.2024.10739098
- Odey, M. O.; Gulack, A. O.; Imojara, B.; Benjamin, I. Surface tailoring of Graphene via silicon co-doping with Group 15 Elements for the Detection of Ochratoxin (OTX): An Insilco Investigation. Materials Today Communications 2024, 40, 109713. doi:10.1016/j.mtcomm.2024.109713
- Das, D.; Chakraborty, U.; Borah, P. Interface trap-induced radiofrequency and low-frequency noise analysis under temperature variation of a heterostacked source L-gate tunnel field effect transistor. Semiconductor Science and Technology 2024, 39, 85005–085005. doi:10.1088/1361-6641/ad5466
- Mann, R.; Chaujar, R. Self-Consistent LCAO Based DFT Analysis of High-k Spacers and its Assessment on Gate-Stacked NCFET for Improved Device-Circuit Performance. Silicon 2024, 16, 5185–5197. doi:10.1007/s12633-024-03074-w
- Thakur, A.; Dhiman, R.; Wadhwa, G.; Bhandari, S. Parameteric optimization of SiGe S/D NT JLFET using analytical modeling to improve L‐BTBT induced GIDL. International Journal of Numerical Modelling: Electronic Networks, Devices and Fields 2024, 37. doi:10.1002/jnm.3217
- Gayen, S.; Tewari, S.; Chattopadhyay, A. A Judicious Exploitation of Electrical Characteristics of a Unique GeSn TFET With Corner-Point for Sensing S-Protein Biomarker. IEEE Transactions on Nanotechnology 2024, 23, 467–473. doi:10.1109/tnano.2024.3409055
- Odey, M. O.; Gulack, A. O.; Imojara, B.; Benjamin, I. Surface Tailoring of Graphene Nanomaterials Via Silicon Codoping with Group 15 Sensors for Ochratoxin (Otx): Insight from a Computational Study. Elsevier BV 2024. doi:10.2139/ssrn.4824770
- Thakur, A.; Dhiman, R. Comprehensive study of gate induced drain leakage in nanowire and nanotube junctionless FETs using Si1-xGex source/drain. AEU - International Journal of Electronics and Communications 2023, 167, 154668. doi:10.1016/j.aeue.2023.154668
- Das, A.; Rewari, S.; Kanaujia, B. K.; Deswal, S. S.; Gupta, R. S. Analytical modeling and doping optimization for enhanced analog performance in a Ge/Si interfaced nanowire MOSFET. Physica Scripta 2023, 98, 74005–074005. doi:10.1088/1402-4896/acde16
- Thakur, A.; Dhiman, R.; Wadhwa, G. Investigation of Gate Induced Drain Leakage in Nanotube and Nanowire: A Comprehensive Study. Nano 2023, 18. doi:10.1142/s1793292023500315
- Kumar, K.; Kumar, A.; Kumar, V.; Sharma, S. C. Comparative Investigation of Band Gap and Gate Metal Engineered Novel Si0.2Ge0.8/GaAs Charge Plasma-Based JLTFET for Improved Electrical Performance. Silicon 2023, 15, 4689–4702. doi:10.1007/s12633-023-02387-6
- Kumar, K.; Kumar, A.; Sharma, S. C. Electrical performance improvement of charge plasma-based junctionless TFET using novel coalescence of SiGe/GaAs and heterogeneous gate dielectric. Applied Physics A 2022, 129. doi:10.1007/s00339-022-06309-y
- Kumar, K.; Kumar, A.; Mishra, V.; Sharma, S. C. Implementation of Band Gap and Gate Oxide Engineering to Improve the Electrical Performance of SiGe/InAs Charged Plasma-Based Junctionless-TFET. Silicon 2022, 15, 1303–1313. doi:10.1007/s12633-022-02111-w